An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart

Abstract

An asynchronous high-performance low-power 5-port network-on-chip (NoC) router is introduced. The proposed router integrates low-latency input buffers using a circular FIFO design, and a novel end-to-end credit-based virtual channel (VC) flow control for a replicated switch architecture. This asynchronous router is then compared to an AMD synchronous router… (More)
View Slides

Topics

3 Figures and Tables

Slides referencing similar topics