An architecture-driven metric for simultaneous placement and global routing for FPGAs

  title={An architecture-driven metric for simultaneous placement and global routing for FPGAs},
  author={Yao-Wen Chang and Yu-Tsang Chang},
FPGA routing resources typically consist of segments of various lengths. Due to the segmented routing architectures, the traditional measure of wiring cost (wirelength, delay, congestion, etc) based on geometric distance and/or channel density is no longer accurate for FPGAs. Researchers have shown that the number of segments, instead of geometric (Manhattan) distance, traveled by a net is the most crucial factor in controlling the routing delay and cost in an FPGA. Further, the congestion… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 14 extracted citations

Architecture-aware FPGA placement using metric embedding

2006 43rd ACM/IEEE Design Automation Conference • 2006
View 4 Excerpts
Highly Influenced

FPGA placement and routing

2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) • 2017
View 3 Excerpts

Statistical Analysis and Design of HARP FPGAs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2006
View 1 Excerpt

Design and implementation of FPGA router for efficient utilization of heterogeneous routing resources

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) • 2005
View 1 Excerpt

Global-routing driven placement strategy in analog VLSI physical designs

48th Midwest Symposium on Circuits and Systems, 2005. • 2005
View 1 Excerpt


Publications referenced by this paper.
Showing 1-2 of 2 references

Architecture and CAD for Deep-Submicron FPGAs

V. Betz, J. Rose, A. Marquardt
Kluwer Academic Publishers, • 1999
View 4 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…