An analysis of power reduction techniques in scan testing

  title={An analysis of power reduction techniques in scan testing},
  author={Jayashree Saxena and Kenneth M. Butler and Lee Whetsel},
Power consumption during scan testing is becoming a concern. Circuit switching activity during scan shifting is high and results in high average and instantaneous power consumption. This paper presents a scheme for reducing power and provides analysis results on an industrial design. 
Highly Influential
This paper has highly influenced 10 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 137 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
81 Citations
9 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 81 extracted citations

137 Citations

Citations per Year
Semantic Scholar estimates that this publication has 137 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-9 of 9 references

Automatable Scan Partitioning for Low Power Using External Control”, TI Provisional patent application filed

  • J. Saxena, L. Whetsel
  • 2001

Two Techniques for Minimizing Power Dissipation in Scan Circuits during Test Application

  • S. Chakravarthy, V. P. Dabholkar
  • Proceedings of the Third Asian Test Symposium,
  • 1994

Koimihski, “Combinational Profiles of Sequential Benchmark Circuits

  • F. Brglez, K. D. Bryan
  • IEEE Int. Symp. on Circuits and Systems (ISCAS),
  • 1989

Similar Papers

Loading similar papers…