• Corpus ID: 15702697

An algorithm for dividing two complex numbers

@article{Cariow2016AnAF,
  title={An algorithm for dividing two complex numbers},
  author={Aleksandr Cariow},
  journal={ArXiv},
  year={2016},
  volume={abs/1608.07596}
}
  • A. Cariow
  • Published 26 August 2016
  • Computer Science, Mathematics
  • ArXiv
In this work a rationalized algorithm for calculating the quotient of two complex numbers is presented which reduces the number of underlying real multiplications. The performing of a complex number division using the naive method takes 4 multiplications, 3 additions, 2 squarings and 2 divisions of real numbers while the proposed algorithm can compute the same result in only 3 multiplications ( or multipliers in hardware implementation case), 6 additions, 2 squarings and 2 divisions of real… 
2 Citations

Figures from this paper

A Hardware-Efficient Structure of Complex Numbers Divider
In this correspondence an efficient approach to structure of hardware accelerator for calculating the quotient of two complex-numbers with reduced number of underlying binary multipliers is
Multi_radix Complex Division with Operand Rounding
TLDR
A new approach to reduce large pre-scaling tables required for radices greater than 4.0 is proposed to enhance power consumption, area, and speed needed to perform this type of operations.

References

SHOWING 1-7 OF 7 REFERENCES
A note on complex division
An algorithm for computing the quotient of two complex numbers is modified to make it more robust in the presence of underflows.
Strategies for the Synthesis of Fast Algorithms for the Computation of the Matrix-vector Products
TLDR
The example offered allows tracking all the stages of construction of the algorithm which was rationalized from the point of view of number multiplication minimization, and the strategies for the synthesis of fast algorithms for computing the matrix-vector products.
Iterative-Gradient Based Complex Divider FPGA Core with Dynamic Configurability of Accuracy and Throughput
TLDR
A field programmable gate array (FPGA) implementation of a highly configurable complex divider is presented, based on an iterative gradient algorithm, which makes it suitable for diverse applications with different requirements.
Fast Algorithms for Digital Signal Processing
Fast algorithms for digital signal processing , Fast algorithms for digital signal processing , مرکز فناوری اطلاعات و اطلاع رسانی کشاورزی
FPGA Implementation of Area-Efficient IEEE 754 Complex D ivider’, International Conference on Emerging Trends in Engineering, Scien ce and Technology (ICETEST - 2015)
  • Procedia Technology,
  • 2016
The Art Of Computing Programming
  • 1981