An age-aware library for reliability simulation of digital ICs

  title={An age-aware library for reliability simulation of digital ICs},
  author={M. Katoozi and E. Cannon and T. Dao and K. Aitken and S. Fischer and T. Amort and R. Brees and J. Tostenrude},
  journal={2013 IEEE International Reliability Physics Symposium (IRPS)},
A general method for creating an age-aware library of cells, including the impact of multiple reliability degradation mechanisms, is presented. The underlying degradation models take into account key reliability-impacting parameters such as input slew rate, output load, signal toggle rate, signal activity factor, output buffer size and age. A framework for using this age-aware library to analyze the aging of digital Integrated Circuit (IC) timing performance using existing Electronic Design… Expand
Fast buffer delay estimation considering time-dependent dielectric breakdown
A novel analytical delay model to perform fast estimation of signal delay propagation over buffer chain under time-dependent dielectric breakdown (TDDB) aging effect and relies on accurate modeling of TDDB. Expand
Comprehensive Quality and Reliability Management for Automotive Product
  • M. H. Hsieh, W. S. Chiang, Harry I. A. Chen, M. Z. Lin, M. J. Lin
  • Computer Science
  • 2020 IEEE International Reliability Physics Symposium (IRPS)
  • 2020
A robust design, test and screen methodology to achieve the high quality and reliability demand for automotive products and an early failure rate estimation strategy by 3 steps dynamic voltage stress (DVS) enables screen condition determination for achieving DPPM target. Expand
Resiliency challenges in sub-10nm technologies
This paper overviews the vision by some of the key industrial players regarding the emerging resiliency challenges faced at the extreme nanoscale technologies and examines the implications of these challenges for embedded and critical systems. Expand


Designing in reliability in advanced CMOS technologies
This paper presents selected topics relevant to realize an efficient design-in reliability methodology in the latest generation CMOS technologies. Expand
MOS transistor reliability under analog operation
Abstract Reliability evaluation for MOS transistors under analog operation requires different or specifically adapted approaches compared to the ones known from the digital world. Focussing on theExpand
Failure diagnosis of asymmetric aging under NBTI
  • J. Velamala, V. Ravi, Yu Cao
  • Computer Science, Engineering
  • 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2011
By identifying the critical moments in circuit operation and considering the asymmetric aging effects, timing violations under NBTI effect are correctly predicted and the proposed failure diagnosis enables resilient design techniques to mitigate circuit aging under N BTI. Expand
Impact of negative bias temperature instability on digital circuit reliability
  • V. Reddy, A. Krishnan, +4 authors S. Krishnan
  • Materials Science
  • 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320)
  • 2002
We have examined the impact of NBTI degradation on digital circuits through the stressing of ring oscillator circuits. By subjecting the circuit to pMOS NBTI stress, we have unambiguously determinedExpand
A predictive bottom-up hierarchical approach to digital system reliability
This work has introduced a new electrical aging assessment framework for digital systems, based upon strong physics-based foundations and an adequate bottom-up approach which enables propagatingExpand
A compact SPICE model for statistical post-breakdown gate current increase due to TDDB
We developed a compact SPICE model capable of modeling the increases in post-breakdown (BD) gate current (IG_BD) due to time-dependent dielectric breakdown (TDDB), for circuit level simulations.Expand