An advanced flash memory technology on SOI

@article{Burnett1998AnAF,
  title={An advanced flash memory technology on SOI},
  author={David Burnett and Danny Shum and Keith Baker},
  journal={International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217)},
  year={1998},
  pages={983-985}
}
For the first time, EEPROM functionality is demonstrated on double-poly bitcells on SOI using the same layout as standard bulk CMOS bitcells. By using FN tunneling for program and erase (P/E) operations, the P/E characteristics of the floating-body SOI bitcell are comparable to the bulk CMOS characteristics. Bitcell endurance for SOI cells show significantly less window closure than bulk CMOS cells. High-voltage SOI device characteristics are also compared with bulk devices. With sufficient… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-5 of 5 references

A 0.25pm CMOS SO1 technology and its application to 4Mb SRAM

  • D. J. Schepis
  • IEDM Tech. Dig.,
  • 1997

A 2.0V, 0.35um partially depleted SOI-CMOS technology,

  • K. Mistry
  • IEDM Tech. Dig.,
  • 1997

A high performance 16M DRAM on a thin film SOI,

  • H. S. Kim
  • Symp VLSI Tech.,
  • 1995

TFSOI CMOS technology for sub1V microcontroller circuits,

  • W. Huang
  • IEDM Tech. Dig.,
  • 1995

Lucky-hole injection induced by band-to-band tunneling leakage in stacked gate transistors,

  • K. Yoshikawa
  • IEDM Tech. Dig,,
  • 1990

Similar Papers

Loading similar papers…