An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation