An Intrinsic Circuit Model for Multiple Vias in an Irregular Plate Pair Through Rigorous Electromagnetic Analysis

@article{Zhang2010AnIC,
  title={An Intrinsic Circuit Model for Multiple Vias in an Irregular Plate Pair Through Rigorous Electromagnetic Analysis},
  author={Yaojiang Zhang and Jun Fan},
  journal={IEEE Transactions on Microwave Theory and Techniques},
  year={2010},
  volume={58},
  pages={2251-2265}
}
An irregular plate pair with multiple vias is analyzed by the segmentation method that divides the plate pair into a plate domain and via domains. In the via domains, all the parallel-plate modes are considered, while in the plate domain, only the propagating modes are included to account for the coupling among vias and the reflection from plate edges. Boundary conditions at both vias and plate edges are enforced and all parasitic components of via circuit are expressed analytically in terms of… CONTINUE READING
Highly Cited
This paper has 76 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 59 extracted citations

Improved Expression for the Via-Plate Capacitance Based on the Magnetic-Frill Model

IEEE Transactions on Electromagnetic Compatibility • 2013
View 8 Excerpts
Highly Influenced

A New Efficient Domain Decomposition Method for Highly Irregular Via Patterns

2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS) • 2018
View 1 Excerpt

A Truncation Scheme for the Analytical Formula of via Barrel-Plate Capacitance

2018 IEEE International Conference on Computational Electromagnetics (ICCEM) • 2018
View 1 Excerpt

Analysis of via resonance in multi-layer printed circuit board

2018 International Workshop on Antenna Technology (iWAT) • 2018
View 1 Excerpt

Analytical Equivalent Circuit Modeling for BGA in High-Speed Package

IEEE Transactions on Electromagnetic Compatibility • 2018
View 4 Excerpts

'Dog-bone' geometry modeling based on PEEC for package PDN

2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) • 2017
View 2 Excerpts

Analysis of crosstalk in high frequency printed circuit boards in presence of via

2017 International Conference on Electromagnetics in Advanced Applications (ICEAA) • 2017

76 Citations

051015'11'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 76 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 37 references

Analytical evaluation of via-plate capacitance for multilayer printed circuit boards and packages

Y. Zhang, J. Fan, G. Selli, M. Cocchini, F. D. Paulis
IEEE Trans. Microw. Theory Tech., vol. 56, no. 9, pp. 2118–2128, Sep. 2008. • 2008
View 10 Excerpts
Highly Influenced

Developing a ‘Physical’ model for vias

C. Schuster, Y. Kwark, G. Selli, P. Muthana
Proc. IEC DesignCon Conf., Santa Clara, CA, Feb. 6–9 2006, pp. 1–24. • 2006
View 5 Excerpts
Highly Influenced

High-Speed Digital Design

IEEE Microwave Magazine • 2011
View 1 Excerpt

Application of Foldy–Lax multiple scattering method to via analysis in multi-layered printed circuit board

X. Gu, M. B. Ritter
DesignCon 2008, Santa Clara, CA, Feb. 4–7, 2008, pp. 1–18. • 2008
View 2 Excerpts

Impedance Expressions for Unloaded and Loaded Power Ground Planes

IEEE Transactions on Electromagnetic Compatibility • 2008

Application of the Foldy–Lax multiple scattering method to the analysis of vias in ball grid arrays and interior layers of printed circuit boards

C.-J. Ong, D. Miller, L. Tsang, B. Wu, C.-C. Huang
Microw. Optical Technol, Lett., vol. 49, no. 1, pp. 225–31, Jan. 2007. • 2007

Developing a physical via model for vias—Part II: Coupled and ground return vias

G. Selli, C. Schuster, Y. H. Kwark, M. B. Ritter, J. L. Drewniak
Proc. IEC DesignCon Conf., Santa Clara, CA, Jan. 29 –Feb. 1, 2007, pp. 1–22. • 2007
View 3 Excerpts

An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances

C. Wang, J. Mao, +6 authors J. L. Drewniak
IEEE Trans. Adv. Packag., vol. 29, no. 2, pp. 320–334, May 2006. • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…