Corpus ID: 30486542

An Integrated Switching Technique for Minimizing Power Consumption Using MDFSD in Domino Logic System

@inproceedings{Muralidharan2016AnIS,
  title={An Integrated Switching Technique for Minimizing Power Consumption Using MDFSD in Domino Logic System},
  author={J. Muralidharan and Dr. P. Mamimegalai},
  year={2016}
}
  • J. Muralidharan, Dr. P. Mamimegalai
  • Published 2016
    • A domino logic technique is designed to meet the critical concern of the VLSI era with convenience and high microelectronic devices, power consumption of the digital circuit. The design and circuit performance improves the power consumption, area and delay of the circuit. If there is a path delay in wide fan multiplexers, then path reads out becomes more difficult and there is high power consumption due to switching activity, also it has high noise immunity in the dynamic gates. At a lower… CONTINUE READING
    ripublication.com
    1 Citations

    Figures and Tables from this paper

    Figures and Tables

    One Citation
    Citation Type

    Citation Type

    Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progression and Low Power Alleviation
    • 5
    • PDF

    References

    SHOWING 1-10 OF 17 REFERENCES
    Analysis and design of high-speed and low-power CMOS PLAs
    • 37
    Bitline Techniques With Dual Dynamic Nodes for Low-Power Register Files
    • 11
    A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates
    • H. F. Dadgour, K. Banerjee
    • Engineering, Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2010
    • 74
    • PDF
    A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates
    • 47
    Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique
    • 46
    Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies
    • 125
    Single-Phase SP-Domino: A Limited-Switching Dynamic Circuit Technique for Low-Power Wide Fan-in Logic Gates
    • 31
    Energy-Efficient Noise-Tolerant Dynamic Styles for
    • 20
    A simple keeper topology to reduce delay variations in nanometer domino logic
    • 3
    High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies
    • M. W. Allam, M. Anis, M. Elmasry
    • Engineering, Computer Science
    • ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)
    • 2000
    • 120
    • PDF