Corpus ID: 212581671

An Implementation of Efficient Low Power VLSI Architecture for Image Compression System Using DCT and IDCT”

@inproceedings{Umadi2015AnIO,
  title={An Implementation of Efficient Low Power VLSI Architecture for Image Compression System Using DCT and IDCT”},
  author={Sarita S Umadi and Gauri Kulkarni},
  year={2015}
}
Image compression is an important topic in digital world. It is the art of representing the information in a compact form. This project deals with the implementation of low power VLSI architecture for image compression system using DCT. Discrete Cosine Transform (DCT) constitutes a powerful tool in signal processing; the discrete cosine transform (DCT) is a technique for converting a signal into elementary frequency components. Discrete Cosine Transform (DCT) is the most widely used technique… CONTINUE READING

References

SHOWING 1-10 OF 16 REFERENCES
A low-power, high-speed DCT architecture for image compression: Principle and implementation
  • M. Jridi, A. Alfalou
  • Computer Science
  • 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip
  • 2010
  • 23
Low power DCT implementation using differential pixels for on-board satellite image processing
  • 2
Ultra low power implementation of 2-D DCT for image/video compression
  • 4
Image Compression Using the Discrete Cosine Transform
  • 383
  • PDF
Low power DCT using highly scalable multipliers
  • 4
  • PDF
Performance Evaluation of 4x4 DCT Algorithms for Low Power Wireless Applications
  • M. Khan, E. Khan, M. S. Beg
  • Mathematics, Computer Science
  • 2008 First International Conference on Emerging Trends in Engineering and Technology
  • 2008
  • 5
The JPEG still picture compression standard
  • 2,923
  • PDF
Data Compression: The Complete Reference
  • 1,637
  • PDF
Digital Image Processing”, Reading
  • MA: Addison Wesley,
  • 2004