An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT

@article{Qiu2009AnFR,
  title={An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT},
  author={Jingbang Qiu and Ying Lu and Tianci Huang and Takeshi Ikenaga},
  journal={2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing},
  year={2009},
  pages={1334-1337}
}
  • Jingbang Qiu, Ying Lu, +1 author T. Ikenaga
  • Published 2009
  • Computer Science
  • 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing
SIFT is regarded as one of the most powerful feature point detection algorithms in the world. [...] Key Result Our proposal is suitable for a real-time SIFT system.Expand
Simplification and hardware implementation of the feature descriptor vector calculation in the SIFT algorithm
TLDR
A hardware implementation to speed up the calculation of the feature descriptor vector in the Scale-Invariant Feature Transform (SIFT) algorithm, which improves conventional solutions based on embedded processors or other hardware/software co-designs. Expand
Implementation of high performance hardware architecture of OpenSURF algorithm on FPGA
TLDR
A sliding window method is proposed to extract feature points in parallel at selected scale levels and the time cost in feature extraction can be greatly reduced, and data reuse strategy is proposed in orientation generation and descriptor generation to reduce the memory access times. Expand
All-hardware SIFT implementation for real-time VGA images feature extraction
TLDR
A real time hardware implementation of the scale invariant feature transform (SIFT) algorithm that generates descriptor vectors for VGA images at 99 frames per second at a clock rate of 100 MHz is presented. Expand
A parallel hardware architecture for Scale Invariant Feature Transform (SIFT)
TLDR
A parallel hardware architecture is proposed to accelerate the SIFT features extraction and yields promising results in terms of accuracy, speed, and hardware resources. Expand
Efficient VLSI design for SIFT feature description
TLDR
This work first investigates the performance analysis for SIFT and then employs the proper hardware circuit to implement the feature description process, and adopts the pipelining technique to increase the speed of the design. Expand
ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm
TLDR
An analog signal processing architecture, analog signalprocessing (ASP)-SIFT, is proposed in this article, which aims to reduce processing time and energy cost while executing SIFT. Expand
EFFEX: An embedded processor for computer vision based feature extraction
TLDR
An embedded heterogeneous multicore design named EFFEX is presented that incorporates novel functional units and memory architecture support, making it capable of increasing mobile vision performance while balancing power and area. Expand
Automatic calculation of tree diameter from stereoscopic image pairs using digital image processing.
TLDR
The digital image processing method is applied to the field of lumbering to automatically calculate tree diameters in order to reduce culler work and enable a third party to verifyTree diameters. Expand
Automatic Fracture Orientation Extraction from SfM Point Clouds
Geology seeks to understand the history of the Earth and its surface processes through characterisation of surface formations and rock units. Chief among the geologists’ tools are rock unitExpand
Computer Architectures for Mobile Computer Vision Systems.
TLDR
This book is intended to be read as a stand-alone document, but can be modified for use as a guide to other books on the subject. Expand
...
1
2
...

References

SHOWING 1-8 OF 8 REFERENCES
A Hardware Accelerator with Variable Pixel Representation & Skip Mode Prediction for Feature Point Detection Part of SIFT Algorithm
TLDR
This paper proposes a hardware accelerator structure of the Feature Point Detection part in SIFT which is possible to implement on FPGA and applies integer-based Variable Pixel Representation which helps to reach real-time processing. Expand
A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection
TLDR
The achieved system performance is at least one order of magnitude better than a PC-based solution, a result achieved by investigating the impact of several hardware-orientated optimizations on performance, area and accuracy. Expand
Object recognition from local scale-invariant features
  • D. Lowe
  • Mathematics, Computer Science
  • Proceedings of the Seventh IEEE International Conference on Computer Vision
  • 1999
TLDR
Experimental results show that robust object recognition can be achieved in cluttered partially occluded images with a computation time of under 2 seconds. Expand
Distinctive Image Features from Scale-Invariant Keypoints
  • D. Lowe
  • Computer Science
  • International Journal of Computer Vision
  • 2004
TLDR
This paper presents a method for extracting distinctive invariant features from images that can be used to perform reliable matching between different views of an object or scene and can robustly identify objects among clutter and occlusion while achieving near real-time performance. Expand
VISION BASED MODELING AND LOCALIZATION FOR PLANETARY EXPLORATION ROVERS
Exploration of large unknown planetary environments will rely on rovers that can autonomously cover distances of kilometres and maintain precise information about their location with respect to localExpand
Distinctive Image Features from Scale-Invariant Keypoints
This paper presents a method for extracting distinctive invariant features from images that can be used to perform reliable matching between different views of an object or scene. The features are ...
Hardware Accelerator for Feature Point Detection Part in SIFT Algorithm & Corresponding Hardware-Friendly Modification" Workshop on Synthesis And System Integration of Mixed Information Technologies
  • Hardware Accelerator for Feature Point Detection Part in SIFT Algorithm & Corresponding Hardware-Friendly Modification" Workshop on Synthesis And System Integration of Mixed Information Technologies
  • 2009