An FPGA-Based Phase Measurement System

@article{Mitra2018AnFP,
  title={An FPGA-Based Phase Measurement System},
  author={Jubin Mitra and Tapan Kumar Nayak},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2018},
  volume={26},
  pages={133-142}
}
  • J. Mitra, T. Nayak
  • Published 2018
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Phase measurement is required in electronic applications where a synchronous relationship between the signals needs to be preserved. [] Key Method A mathematical model is developed to illustrate the operating principle of the design. The VLSI architecture is designed for the logic core. We also discussed the procedure of the phase measurement system, the calibration sequence involved, followed by the performance of the design in terms of accuracy, precision, and resolution.
FPGA based On-Chip Phase Measurement System
TLDR
A phase measurement system with a focus on the frequently utilized techniques for highresolution electronic applications is presented and the effects of phase measurement are evaluated on various performance metrics such as peak to peak jitter, power consumption, and chip area, etc.
Design of FPGA based phase reconfiguration technique
  • Atiya Usmani, Eram Taslima, S. Khan
  • Computer Science, Physics
    2019 3rd International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech)
  • 2019
TLDR
A FPGA based phase reconfiguration technique that monitors the phase difference of the order of nanoseconds between the clocks and recovers the data alignment and results are presented which are figure of merit for efficient system performance.
A Review of Different Methods of Phase Measurement and its Suitable Applications
TLDR
This paper presents a brief review of various methods for phase measurement, based on FPGA board, using various concepts and techniques in varied fields of science and technology.
FPGA Implementation of a Synchronization Circuit for Arbitrary Trigger Sequences
TLDR
A full digital synchronization circuit is proposed, which measures the phase difference between the input trigger and the next edge of its internal clock and generates a copy of the clock with a phase tuned on the inputtrigger, making it suitable for a wider range of applications.
FPGA Based Digital Magnetic Field Detection System
TLDR
Proposed digital PWM ADCs can be combined with a Hall effect sensor to measure the magnitude of a magnetic field without using the microcontroller, which are widely used for proximity sensing, positioning, speed detection, and current sensing applications.
Analog and Digital Signal Processing for Nuclear Instrumentation
TLDR
This chapter addresses some of the ways to implement nuclear applications in real time using the most recent technologies by combining analog and digital approaches.
Soft-Core Architecture for Odd/Even Order Sampling I/Q Demodulator with Dual-Port Block Memory Considerations
TLDR
This paper proposes a third-generation piecewise sampling with soft-core architecture that enables an option to select both odd and even while interfacing to memory mapping, and has superior SNR performance.
Memristor based high speed and low power consumption memory design using deep search method
TLDR
In this work, low-power complementary metal oxide semiconductor (CMOS) flip-flops have been proposed with deep search pattern method and some key parameters such as delay, power, gate count and other memristor calculations are carried out.
Analysis Of Phase Shifter In Analog And Digital Domain
TLDR
Comparison of phase shifters has been analyzed in both Analog and Digital domain in terms of timing analysis, area occupation and shift delay.
...
...

References

SHOWING 1-10 OF 21 REFERENCES
FPGA based phase detector for high-speed clocks with pico-seconds resolution
  • A. Hidvégi, P. Geßler, C. Bohm
  • Physics, Computer Science
    2013 IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC)
  • 2013
TLDR
This work presents the principles of an FPGA based phase detector, describes the numerous challenges involved, discusses the benefits but also some of its limitations, and finally some measurement results are shown.
Real-Time Differential Signal Phase Estimation for Space-Based Systems using FPGAs
TLDR
A new digital circuit is developed which can detect minute phase differences in time-varying analog signals which allows for the real-time monitoring of environmental metrics, such as temperature fluctuations, which affect signal phase.
Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers
TLDR
A fixed-latency serial transceiver based on dynamic clock phase shifting and changeable delay tuning technologies that can achieve a deterministic latency with sub-nanosecond precision is proposed.
Implementation of Realtime and Highspeed Phase Detector on FPGA
TLDR
The hardware implementation of a phase detector module which is used in a heavy ion accelerator for real-time digital data processing is described, which is able to process the two 400 MHz incoming data streams with low latency and minimal resource allocation.
GBT link testing and performance measurement on PCIe40 and AMC40 custom design FPGA boards
The high-energy physics experiments at the CERN's Large Hadron Collider (LHC) are preparing for Run3, which is foreseen to start in the year 2021. Data from the high radiation environment of the
Fractional / Integer-N PLL Basics
TLDR
This document details basic loop transfer functions, loop dynamics, noise sources and their effect on signal noise profile, phase noise theory, loop components (VCO, crystal oscillators, dividers and phase detectors) and principles of integer-N and fractional-N technology.
High Precision Phase Measurement Technique for Cell Impedance Spectroscopy
This paper presents a new approach for high precision phase measurement. The new system is developed for biomedical applications such as complex cell impedance measurement and dielectric tissue
A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$
TLDR
This paper presents a 2.2-GHz low jitter sub-sampling based PLL that uses a phase-detector/charge-pump (PD/CP) that sub-samples the VCO output with the reference clock that guarantees correct frequency locking without degenerating jitter performance when in lock.
Common Readout Unit (CRU) - A new readout architecture for the ALICE experiment
TLDR
An overview ofCRU architecture in ALICE is given, the different interfaces are discussed, along with the firmware design and implementation of CRU on the LHCb PCIe40 board.
Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms
TLDR
The results of simulation and hardware experiments indicate that the proposed signal reconstruction algorithms are able to reconstruct multi-tone high-speed periodic signals in the discrete time domain.
...
...