An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation Filter for Multi standard

@inproceedings{Nali2015AnEV,
  title={An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation Filter for Multi standard},
  author={Manojkumar Reddy Nali},
  year={2015}
}
  • Manojkumar Reddy Nali
  • Published 2015
Most of the area occupied in the design of FIR filter is the multiplier. The low power and area architecture of pulse shaping FIR filter for digital up converter was designed. In the existing system, the two bit binary common sub-expression based binary common sub-expression elimination algorithm and shift and add method was used to generate the partial products. In this paper, carry save adder is used instead of shift and add method and also the simple arithmetic adders of multiplexer unit is… CONTINUE READING

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
5 Extracted Citations
19 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 19 references

Similar Papers

Loading similar papers…