Corpus ID: 44008242

An Efficient Implementation of a Reversible Single Precision Floating Point Multiplier Using 4 : 3 Compressor

@inproceedings{AnanthaLakshmi2013AnEI,
  title={An Efficient Implementation of a Reversible Single Precision Floating Point Multiplier Using 4 : 3 Compressor},
  author={A. V. AnanthaLakshmi and G. Sudha},
  year={2013}
}
In this paper, we propose an efficient design of a reversible single precision floating point multiplier based on compressor. The single precision floating point multiplier requires the design of an efficient 24x24 bit integer multiplier. In the proposed architecture, the 24x24 bit multiplication operation is fragmented to nine parallel reversible 8x8 bit multiplication modules. In this paper, a new reversible design of the 24x24 bit multiplier has been proposed which has been optimized in… Expand
1 Citations

References

SHOWING 1-10 OF 25 REFERENCES
Design of a reversible single precision floating point multiplier based on operand decomposition
  • 41
  • Highly Influential
  • PDF
Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU
  • H. Thapliyal, M. Srinivas
  • Computer Science, Mathematics
  • 2005 5th International Conference on Information Communications & Signal Processing
  • 2005
  • 57
  • PDF
Novel Reversible Multiplier Architecture Using Reversible TSG Gate
  • H. Thapliyal, M. Srinivas
  • Computer Science
  • IEEE International Conference on Computer Systems and Applications, 2006.
  • 2006
  • 122
  • PDF
Novel Reversible Multiplier Circuit in Nanotechnology
  • 88
  • Highly Influential
  • PDF
An analysis of reversible multiplier circuits
  • 21
  • PDF
A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures
  • 127
Reversible logic synthesis for minimization of full-adder circuit
  • 90
Efficient Reversible Montgomery Multiplier and Its Application to Hardware Cryptography
  • 33
  • Highly Influential
  • PDF
Design of a compact reversible binary coded decimal adder circuit
  • 62
  • PDF
...
1
2
3
...