Corpus ID: 15329877

An Efficient Field Programmable Gate Array Implementation of Double Precision Floating Point Multiplier using VHDL

@inproceedings{Kaur2013AnEF,
  title={An Efficient Field Programmable Gate Array Implementation of Double Precision Floating Point Multiplier using VHDL},
  author={Sukhvir Kaur and P. Jassal},
  year={2013}
}
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. The main applications of floating points today are in the field of medical imaging, biometrics, motion capture and audio applications. Multipliers play an important role in today"s digital signal processing and various other applications. A system"s performance is generally determined by the performance of the multiplier, because the multiplier is generally the slowest element in the… Expand

References

SHOWING 1-10 OF 19 REFERENCES
Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
  • M. Jaiswal, N. Chandrachoodan
  • Computer Science
  • 2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems
  • 2008
Hardware implementation of a high speed floating point multiplier based on FPGA
Design of High-Speed Floating Point Multiplier
An efficient implementation of floating point multiplier
FPGA design of a fast 32-bit floating point multiplier unit
...
1
2
...