Corpus ID: 232076017

An Architecture for Memory Centric Active Storage (MCAS)

@article{Waddington2021AnAF,
  title={An Architecture for Memory Centric Active Storage (MCAS)},
  author={Daniel G. Waddington and Clem Dickey and Moshik Hershcovitch and Sangeetha Seshadri},
  journal={ArXiv},
  year={2021},
  volume={abs/2103.00007}
}
The advent of CPU-attached persistent memory technology, such as Intel’s Optane Persistent Memory Modules (PMM), has brought with it new opportunities for storage. In 2018, IBM Research Almaden began investigating and developing a new enterprise-grade storage solution directly aimed at this emerging technology. MCAS (Memory Centric Active Storage) defines an “evolved” network-attached key-value store that offers both near-data compute and the ability to layer enterprise-grade data management… Expand
Non-Volatile Memory Accelerated Geometric Multi-Scale Resolution Analysis
Dimensionality reduction algorithms are standard tools in a researcher’s toolbox. Dimensionality reduction algorithms are frequently used to augment downstream tasks such as machine learning, dataExpand
Non-Volatile Memory Accelerated Posterior Estimation
Bayesian inference allows machine learning models to express uncertainty. Current machine learning models use only a single learnable parameter combination when making predictions, and as a resultExpand
Drug Repurposing using Link Prediction on Knowledge Graphs with Applications to Non-Volatile Memory
The active global SARS-CoV-2 pandemic caused more than 167 million cases and 3.4 million deaths worldwide. The development of completely new drugs for such a novel disease is a challenging, timeExpand
PyMM: Heterogeneous Memory Programming for Python Data Science
TLDR
PyMM is presented, a framework for heterogeneous memory management in Python that provides a means to abstract upon different memory types and their underlying traits (e.g., persistence, near/far) and employs an approach of sub-classing existing heavily-used types. Expand

References

SHOWING 1-10 OF 20 REFERENCES
Basic Performance Measurements of the Intel Optane DC Persistent Memory Module
TLDR
This work comprises the first in-depth, scholarly, performance review of Intel's Optane DC PMM, exploring its capabilities as a main memory device, and as persistent, byte-addressable memory exposed to user-space applications. Expand
On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications
TLDR
This work will introduce a unified framework which integrates EDA solutions to address the design and optimization challenges at different aspects of next-generation memory-centric designs, including fast reconfiguring in-memory/near-memory computing designs to provide optimized solutions for designers to choose the best suitable architectures for their applications. Expand
Evaluating Intel 3D-Xpoint NVDIMM Persistent Memory in the Context of a Key-Value Store
TLDR
This paper designed and implemented a high-performance, memory-centric key-value store (MCKVS), that directly leverages persistent memory for data and meta-data storage, and conducted comparisons against popular in-memory KV stores based on DRAM. Expand
Exploring Processing In-Memory for Different Technologies
TLDR
This paper proposes designs which enable PIM in the three major memory technologies, i.e. SRAM, DRAM, and the newly emerging non-volatile memories (NVMs), and exploits the analog properties of different memories to implement simple logic functions, namely OR, AND, and majority inside memory. Expand
Resistive GP-SIMD Processing-In-Memory
TLDR
It is found that PiM architectures and, specifically, GP-SIMD benefit more than other many-core architectures from using resistive memory. Expand
FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision
TLDR
FloatPIM is proposed, a fully-digital scalable PIM architecture that accelerates CNN in both training and testing phases and natively supports floating-point representation, thus enabling accurate CNN training. Expand
Optimizing Systems for Byte-Addressable NVM by Reducing Bit Flipping
TLDR
A framework that uses the number of bits flipped over time as the measure of “goodness” and a cycle-accurate simulator to count bits flipped during program execution, which confirms that approaches with the fewest writes often have more bit flips than those optimized to reduce bit flipping. Expand
Distributed systems: Principles and Paradigms
TLDR
Intended for use in a senior/graduate level distributed systems course or by professionals, this text systematically shows how distributed systems are designed and implemented in real systems. Expand
Hopscotch Hashing
TLDR
A new class of resizable sequential and concurrent hash map algorithms directed at both uni-processor and multicore machines based on a novel hopscotchmulti-phased probing and displacement technique that has the flavors of chaining, cuckoo hashing, and linear probing, yet avoids the limitations and overheads of these former approaches. Expand
Intel Threading Building Blocks
TLDR
The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications, and the information here is subject to change without notice. Expand
...
1
2
...