An 800MHz star-connected on-chip network for application to systems on a chip

  title={An 800MHz star-connected on-chip network for application to systems on a chip},
  author={Se-Joong Lee and Seong-Jun Song and Kangmin Lee and Jeong-Ho Woo and Sang-Hoon Kim and Byeong-Gyu Nam and Hoi-Jun Yoo},
  journal={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.},
  pages={468-469 vol.1}
A 10.8/spl times/6.0mm/sup 2/ prototype chip is implemented with a star-connected on-chip network. The chip consists of a PLL, 1KB SRAM, two 2/spl times/2 crossbar switches, Up/Down-Samplers, two off-chip gateways, and synchronizers. The on-chip network contains 81k transistors, dissipates 264mW at 2.3V and 800MHz, and provides 1.6GB/s per port and 12.8GB/s aggregated bandwidth, supporting plesiochronous communication without global synchronization. 
Highly Cited
This paper has 101 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 69 extracted citations

102 Citations

Citations per Year
Semantic Scholar estimates that this publication has 102 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-4 of 4 references

A 99-mm2 0.7-W Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder With a 64-Mb Embedded DRAM for Portable 422P@HL Encoder System

  • Satoshi Kumaki
  • J. Solid State Circuits, vol. 37, no. 3, pp. 450…
  • 2002
Highly Influential
4 Excerpts

An 80/20-MHz 160-mW Multimedia Processor Integrated with Embedded DRAM, MPEG-4 Accelerator, and 3-D Rendering Engine for Mobile Applications

  • Chi-Weon Yoon
  • J. Solid State Circuits, vol. 36, no. 11, pp…
  • 2001
2 Excerpts

Similar Papers

Loading similar papers…