An 18 b 12.5 MS/s ADC With 93 dB SNR

  title={An 18 b 12.5 MS/s ADC With 93 dB SNR},
  author={Christopher P. Hurrell and Colin Lyden and David Laing and Derek Hummerston and Mark Vickery},
  journal={IEEE Journal of Solid-State Circuits},
This paper presents a precision 18-bit 12.5 MS/s ADC that was designed primarily for digital X-ray imaging systems. This ADC was intended to have a faster output data rate than the precision successive approximation ADCs normally chosen for these systems but with similar DC accuracy and dynamic range. The chosen architecture consists of a pipeline of two multi-bit successive approximation converters. The first successive approximation ADC generates an initial coarse conversion result. The DACs… CONTINUE READING
Highly Cited
This paper has 31 citations. REVIEW CITATIONS
24 Citations
20 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 24 extracted citations


Publications referenced by this paper.
Showing 1-10 of 20 references

ADC performance survey 1997–2010,

  • B. Murmann
  • 2010
2 Excerpts

A 32 mW 1.25 GS/s 6 b 2 b/step SAR ADC

  • Z. Cao, S. Yan, Y. Li
  • uM CMOS,” in Proc. IEEE ISSCC, Feb
  • 2008
2 Excerpts

Ribner, “A 100 mW 10 MHz-BW CT modulator with 87 dB DR and 91 dBc IMD,

  • W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun
  • IEEE ISSCC Dig. Tech. Papers,
  • 2008

Wenske, “A 14 b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13 m CMOS,

  • M. Hesener, T. Eichler, A. Hanneberg, D. Herbison, F. Kuttner
  • IEEE ISSCC Dig. Tech. Papers,
  • 2007

Similar Papers

Loading similar papers…