An 0.8 µm 256K BiCMOS SRAM technology

  title={An 0.8 \&\#181;m 256K BiCMOS SRAM technology},
  author={Robert H. Havemann and R. E. Eklund and Roger A. Haken and David B. Scott and Hiep V. Tran and P. Kuen Fung and T. E. Ham and David Paul Favreau and Robert Virkus},
  journal={1987 International Electron Devices Meeting},

Figures and Tables from this paper

BiCMOS process integration and device optimization: Basic concepts and new trends
ContentsThe process integration issues and the aspects of CMOS and bipolar transistor optimization in BiCMOS technology are reviewed in this article. In one section, a sample BiCMOS fabrication
Impact of fluorine incorporation in the polysilicon emitter of NPN bipolar transistors
We demonstrate that fluorine incorporation in the polysilicon emitter of NPN bipolar transistors significantly reduces the current gain h/sub fe/. The gain degradation can be related to a reduction
BiCMOS Process Technology
For high performance LSI and VLSI digital circuit applications, BiCMOS technology has become predominantly driven from a CMOS processing base, and the increasing demand to have on-board digital logic integration has also resulted in these processes being CMOS-oriented.
Sub-micron BiCMOS process design for manufacturing
A 0.5- mu m BiCMOS process is used to illustrate the details in process design needed as a prerequisite for success in manufacturing, aimed at building future high-performance ASIC products.
Introduction of BiCMOS into a production CMOS facility
  • R. Reuss, T. Sparks, +6 authors M. Granum
  • Engineering
    [1991 Proceedings] IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop
  • 1991
A unique set of circumstances combined to require the rapid introduction of a 1 mu m BiCMOS capability from R&D into a CMOS production facility. Not only was the lead time very short but the wafer
An overview of BiCMOS technology and applications
BiCMOS technology significantly enhances speed performance while incurring a negligible power or area penalty. BiCMOS can therefore provide applications with CMOS power and densities at speeds which
BiCMOS current source reference network for ULSI BiCMOS with ECL circuitry
  • H. Tran, P. Fung, D. Scott
  • Engineering, Computer Science
    IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers
  • 1989
A BiCMOS current source reference network which eliminates the impact of DC power supply voltage drops on the operation of ECL (emitter coupled logic) circuits is described. This is essential for