Allocation and optimization of Post-silicon tunable buffers in TSV based heterogeneous 3D ICs


Through-silicon via (TSV) based 3D IC design is a promising solution to reducing the length of interconnects and improving the power and speed. However, when heterogeneous dies are stacked together to form a 3D IC, a considerable timing discrepancy among the layers could happen since the devices in different layers might have been affected quite differently… (More)


2 Figures and Tables

Slides referencing similar topics