Corpus ID: 60936226

Algorithms for VLSI design automation

@inproceedings{Gerez1998AlgorithmsFV,
  title={Algorithms for VLSI design automation},
  author={S. Gerez},
  year={1998}
}
  • S. Gerez
  • Published 1998
  • Computer Science
  • From the Publisher: Modern microprocessors such as Intel's Pentium chip typically contain millions of transitors. Known generically as Very Large-Scale Integrated (VLSI) systems, the chips have a scale and complexity that has necessitated the development of CAD tools to automate their design. This book focuses on the algorithms which are the building blocks of the design automation software which generates the layout of VLSI circuits. One of the first books on the subject, this guide covers… CONTINUE READING
    213 Citations

    Topics from this paper

    Computer aided partitioning for design of parallel testable VLSI systems
    • 2
    Algorithms for CAD Tools VLSI Design
    • 4
    • PDF
    Automatic generation of digital cell libraries
    • 15
    TRANSISTOR PLACEMENT FOR NONDUAL CMOS CELL SYNTHESIS
    • PDF
    FPGA implementation of a new parallel routing algorithm
    • K. Fatima, R. Rao
    • Computer Science
    • TENCON 2008 - 2008 IEEE Region 10 Conference
    • 2008
    • 4
    Incremental Design Methodology for Multimillion-gate Fpgas
    • PDF

    References

    SHOWING 1-10 OF 77 REFERENCES
    Modern VLSI design - a systems approach
    • W. Wolf
    • Engineering, Computer Science
    • 1994
    • 36
    • PDF
    Computation structures
    • S. Ward, R. Halstead
    • Computer Science
    • MIT electrical engineering and computer science series
    • 1990
    • 80
    • PDF
    Parallel algorithms for VLSI computer-aided design
    • 135
    • PDF
    VLSI Chip Design with the Hardware Description Language VERILOG
    • U. Golze
    • Computer Science
    • Springer Berlin Heidelberg
    • 1996
    • 34
    Formal hardware verification methods: A survey
    • Aarti Gupta
    • Computer Science
    • Formal Methods Syst. Des.
    • 1992
    • 221
    High-level algorithm and architecture transformations for DSP synthesis
    • K. Parhi
    • Computer Science
    • J. VLSI Signal Process.
    • 1995
    • 83
    Vhdl: A Logic Synthesis Approach
    • 11
    Power minimization in IC design: principles and applications
    • 526
    • PDF
    Cameleon, a Process Tolerant Symbolic Layout System
    • 25