Algorithm/hardware co-optimized SAR image reconstruction with 3D-stacked logic in memory

@article{Sadi2014AlgorithmhardwareCS,
  title={Algorithm/hardware co-optimized SAR image reconstruction with 3D-stacked logic in memory},
  author={Fazle Sadi and Berkin Akin and Doru-Thom Popovici and James C. Hoe and Lawrence T. Pileggi and Franz Franchetti},
  journal={2014 IEEE High Performance Extreme Computing Conference (HPEC)},
  year={2014},
  pages={1-6}
}
Real-time system level implementations of complex Synthetic Aperture Radar (SAR) image reconstruction algorithms have always been challenging due to their data intensive characteristics. In this paper, we propose a basis vector transform based novel algorithm to alleviate the data intensity and a 3D-stacked logic in memory based hardware accelerator as the implementation platform. Experimental results indicate that this proposed algorithm/hardware co-optimized system can achieve an accuracy of… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-6 OF 6 CITATIONS

Memory-Optimized Re-Gridding Architecture for Non-Uniform Fast Fourier Transform

VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Optimizing power efficiency for 3D stacked GPU-in-memory architecture

VIEW 2 EXCERPTS
CITES METHODS

Enabling portable energy efficiency with memory accelerated library

VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 14 REFERENCES

Understanding the design space of DRAM-optimized hardware FFT accelerators

VIEW 2 EXCERPTS

A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing

VIEW 1 EXCERPT

CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory

VIEW 1 EXCERPT

Design Automation Framework for Application-Specific Logic-in-Memory Blocks

VIEW 1 EXCERPT

Memory Bandwidth Efficient Two-Dimensional Fast Fourier Transform Algorithm and Implementation for Large Problem Sizes

VIEW 2 EXCERPTS

Synthetic Aperture Radar on low power multi-core Digital Signal Processor

VIEW 1 EXCERPT

Design of embedded memory and logic based on pattern constructs

VIEW 1 EXCERPT

Heterogeneous die stacking of SRAM row cache and 3-D DRAM: An empirical design evaluation

VIEW 1 EXCERPT