Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications

  title={Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications},
  author={Kazuhide Fujita and Yoshiya Torii and Mitsuaki Hori and J. Oh and Lucian Shifren and Pushkar Ranade and Mina Nakagawa and K. Okabe and Takao Miyake and Kazuo Ohkoshi and M. Kuramae and Toshifumi Mori and T. Tsuruta and Sally E Thompson and T. Ema},
  journal={2011 International Electron Devices Meeting},
We have achieved aggressive reduction of V<inf>T</inf> variation and V<inf>DD-min</inf> by a sophisticated planar bulk MOSFET named ‘Deeply Depleted Channel ™ (DDC)’. The DDC transistor has been successfully integrated into an existing 65nm CMOS platform by combining layered channel formation and low temperature processing. The 2x reduction of V<inf>T</inf> variation in 65nm-node has been demonstrated by matching SRAM pair transistors, 2x improvement in SRAM static noise margin (SNM) and 300 mV… CONTINUE READING
Highly Cited
This paper has 67 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 39 extracted citations

68 Citations

Citations per Year
Semantic Scholar estimates that this publication has 68 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 10 references

A 0.1-m Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy

  • K. Noda
  • IEEE Trans. Electron Devices, vol. 45, pp. 809…
  • 1998
Highly Influential
4 Excerpts

A 0 . 1μ m DeltaDoped MOSFET Fabricated with PostLow - Energy Implanting Selective Epitaxy

  • A. Hokazono
  • IEEE Trans . Electron Devices
  • 1998

Similar Papers

Loading similar papers…