Addressable test ports an approach to testing embedded cores

  title={Addressable test ports an approach to testing embedded cores},
  author={Lee Whetsel},
This paper describes work in TI towards an approach to improve testing of cores embedded within system ICs by providing an addressable test port on each core. The addressable test ports provide the capability of directly addressing a core to be tested and, once addressed, effectively testing the addressed core. The addressable test port is scalable, allowing it to increase or decrease its test capabilities, depending upon the test requirements of core circuitry being tested. 
Highly Cited
This paper has 60 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 31 extracted citations

61 Citations

Citations per Year
Semantic Scholar estimates that this publication has 61 citations based on the available data.

See our FAQ for additional information.

Similar Papers

Loading similar papers…