Adaptive and reconfigurable fault-tolerant routing method for 2D Networks-on-Chip

@article{Bahrebar2014AdaptiveAR,
  title={Adaptive and reconfigurable fault-tolerant routing method for 2D Networks-on-Chip},
  author={Poona Bahrebar and Dirk Stroobandt},
  journal={2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)},
  year={2014},
  pages={1-8}
}
Networks-on-Chip (NoCs) are becoming more susceptible to faults due to the increasing density in the VLSI circuits. As a result, designing reliable and efficient routing methods is highly desirable. Most of the existing fault-tolerant routing techniques use nonminimal paths to reroute the packets around the faulty regions. Using these approaches, the network performance degrades drastically not only by taking unnecessary longer paths, but also by creating hotspots around the faults. Moreover… CONTINUE READING

Figures, Tables, Results, and Topics from this paper.

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

Online reconfigurable routing method for handling link failures in NoC-based MPSoCs

  • 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)
  • 2016
VIEW 6 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Latency reduction of fault-tolerant NoCs by employing multiple paths

  • 2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI)
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

Design and exploration of routing methods for NoC-based multicore systems

  • 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)
  • 2015
VIEW 2 EXCERPTS
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 25 REFERENCES

Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip

  • 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)
  • 2013
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

An abacus turn model for time/space-efficient reconfigurable routing

  • 2011 38th Annual International Symposium on Computer Architecture (ISCA)
  • 2011
VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip

  • 2008 45th ACM/IEEE Design Automation Conference
  • 2008
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

The Odd-Even Turn Model for Adaptive Routing

  • IEEE Trans. Parallel Distrib. Syst.
  • 2000
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

The Turn Model for Adaptive Routing

  • [1992] Proceedings the 19th Annual International Symposium on Computer Architecture
  • 1992
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

MD: Minimal path-based fault-tolerant routing in on-Chip Networks

  • 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2013
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

ORION 2.0: A Power-Area Simulator for Interconnection Networks

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2012

A Fault-Tolerant NoC Scheme using bidirectional channel

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)
  • 2011
VIEW 1 EXCERPT