Adaptive Simulated Annealer for high level synthesis design space exploration

@article{Schafer2009AdaptiveSA,
  title={Adaptive Simulated Annealer for high level synthesis design space exploration},
  author={Benjamin Carrion Schafer and Takashi Takenaka and Kazuma Wakabayashi},
  journal={2009 International Symposium on VLSI Design, Automation and Test},
  year={2009},
  pages={106-109}
}
This paper presents a microarchitectural design space exploration tool called cwbexplorer based on an Adpative Simulated Annealer Exploration Algorithm (ASA-ExpA) for behavioral descriptions written in untimed C or SystemC. Cwbexplorer automatically generates a series of designs given a set of constraints (area and latency) from an untimed high level language description. A commercial high level synthesis tool (CyberWorkBench) is used to synthesize each new architecture. The ASA-ExpA searches… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 22 CITATIONS, ESTIMATED 38% COVERAGE

58 Citations

0510'11'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 58 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
SHOWING 1-10 OF 14 REFERENCES

Moraweic “High-Level Synthesis from Algorithm to Digital Circuit

  • A. P. Coussy
  • Springer, ISBN 978-1-4020-8587-1,
  • 2008

Similar Papers

Loading similar papers…