Active-area-segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS design

@article{Keppens2003ActiveareasegmentationT,
  title={Active-area-segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS design},
  author={Bart Keppens and M. Mergens and John Armer and P. C. Jozwiak and Gerry Taylor and Robert C Mohn and Cong Son Trinh and C. C. Russ and K. G. Verhaege and F. De Ranter},
  journal={2003 Electrical Overstress/Electrostatic Discharge Symposium},
  year={2003},
  pages={1-9}
}
This paper describes a layout technique to optimize the ESD performance per area for fully silicided NMOS devices by segmenting the active area of drain and source regions. Efficient multi finger triggering is achieved by intrinsic inter-finger-coupling through the bulk enabled by compact finger design. The technique is successfully applied in a 0.13 um and a 0.18 um CMOS technology obtaining HBM ESD capability of up to 8.6 V/um2. 

Citations

Publications citing this paper.
SHOWING 1-10 OF 13 CITATIONS

A study of relation between a power supply ESD and parasitic capacitance

  • 2005 Electrical Overstress/Electrostatic Discharge Symposium
  • 2005
VIEW 9 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

A MM (Machine Model) failure case study: Parasitic NPN turn-on induced by reverse recovery current

  • 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)
  • 2017
VIEW 1 EXCERPT
CITES METHODS

Overcoming multi finger turn-on in HV DIACs using local poly-ballasting

  • Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

A bending N-Well ballast layout to improve ESD robustness in fully-silicided CMOS technology

  • 2010 IEEE International Reliability Physics Symposium
  • 2010
VIEW 2 EXCERPTS
CITES BACKGROUND & METHODS

Concept for body coupling in SOI MOS transistors to improve multi-finger triggering

  • 2006 Electrical Overstress/Electrostatic Discharge Symposium
  • 2006
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 11 REFERENCES

A novel NMOS transistor for high performance ESD protection devices in 0.18 /spl mu/m CMOS technology utilizing salicide process

  • Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476)
  • 2000
VIEW 1 EXCERPT

Substrate pump NMOS for ESD protection applications

  • Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476)
  • 2000

Wafer cost reduction through design of high performance fully silicided ESD devices

  • Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476)
  • 2000
VIEW 1 EXCERPT

The effect of Silicide on the ESD performance

G. Notermans
  • IRPS 1999,
  • 1999
VIEW 1 EXCERPT

The impact of Technology scaling on ESD robustness and Protection Circuit Design

A. Amerasekera
  • EOS/ESD
  • 1994
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…