Accurate Functional-First Multicore Simulators

@article{Chiou2009AccurateFM,
  title={Accurate Functional-First Multicore Simulators},
  author={Derek Chiou and Hari Angepat and Nikhil A. Patil and Dam Sunwoo},
  journal={IEEE Computer Architecture Letters},
  year={2009},
  volume={8},
  pages={64-67}
}
Fast and accurate simulation of multicore systems requires a parallelized simulator. This paper describes a novel method to build cycle-accurate-capable and parallelizable functional-first simulators of multicore targets. 
Highly Cited
This paper has 25 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper

Citations

Publications citing this paper.
Showing 1-10 of 19 extracted citations

Transformer: A functional-driven cycle-accurate multicore simulator

DAC Design Automation Conference 2012 • 2012
View 8 Excerpts
Highly Influenced

Improving the interface performance of synthesized structural FAME simulators through scheduling

2015 33rd IEEE International Conference on Computer Design (ICCD) • 2015
View 1 Excerpt

FastLanes: An FPGA accelerated GPU microarchitecture simulator

2013 IEEE 31st International Conference on Computer Design (ICCD) • 2013
View 2 Excerpts

High speed cycle approximate simulation for cache-incoherent MPSoCs

2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) • 2013

A Parallel Dynamic Binary Translator for Efficient Multi-Core Simulation

International Journal of Parallel Programming • 2012
View 3 Excerpts

An FPGA-based multi-core platform for testing and analysis of architectural techniques

2012 IEEE International Symposium on Performance Analysis of Systems & Software • 2012
View 1 Excerpt

Fast and cycle-accurate modeling of a multicore processor

2012 IEEE International Symposium on Performance Analysis of Systems & Software • 2012
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 17 references

QUICK: A flexible full-system functional model

2009 IEEE International Symposium on Performance Analysis of Systems and Software • 2009
View 2 Excerpts

Intel

J. Emer
personal communication, Jan. 2008. • 2008
View 3 Excerpts

Rerun: Exploiting Episodes for Lightweight Memory Race Recording

2008 International Symposium on Computer Architecture • 2008
View 2 Excerpts

The FAST methodology for high-speed SoC/computer simulation

2007 IEEE/ACM International Conference on Computer-Aided Design • 2007
View 2 Excerpts

BugNet: continuously recording program execution for deterministic replay debugging

32nd International Symposium on Computer Architecture (ISCA'05) • 2005
View 1 Excerpt

FAST: FPGA-based Acceleration of Simulator Timing models

D. Chiou
Proceedings of the first Workshop on Architecture Research using FPGA Platforms, held in conjunction with HPCA-11, San Francisco, CA, Feb. 2005. • 2005
View 1 Excerpt

Similar Papers

Loading similar papers…