Accelerating Multimedia Applications Using Intel Threading Building Blocks on Multi-Core Processors

@article{Kim2011AcceleratingMA,
  title={Accelerating Multimedia Applications Using Intel Threading Building Blocks on Multi-Core Processors},
  author={Cheong Ghil Kim},
  journal={2011 International Conference on Information Science and Applications},
  year={2011},
  pages={1-7}
}
The recent development on semiconductor process and design technologies enables multi-core processors to become a dominant market trend in desk-top PCs as well as high end mobile devices. At the same time, the increasing popularity of high quality digital contents processing makes processors to quip with dedicated instructions based on sub-word parallelism in order to process streaming data. This paper presents a way of optimizations of 2D convolution operator, a widely used technique in image… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

Comparação do desempenho do FDTD com implementação em CPU e em GPU

VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Parallel processing techniques for high performance image processing applications

  • Monika Hemnani
  • Computer Science
  • 2016 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

Analytical study of parallel and distributed image processing

VIEW 1 EXCERPT

References

Publications referenced by this paper.
SHOWING 1-10 OF 14 REFERENCES

Characterizing and improving the performance of Intel Threading Building Blocks

VIEW 2 EXCERPTS

Optimization via Reflection on Work Stealing in TBB

VIEW 1 EXCERPT

ARM MPCore; The streamlined and scalable ARM11 processor core

VIEW 1 EXCERPT

Intel Threading Building Blocks

VIEW 1 EXCERPT

and S

  • K. Ko
  • Kim, "Efficient Inpainting of Old Film Scratch using Sobel Edge Operator based Isophote Computation," cit,pp.124, Sixth IEEE International Conference on Computer and Information Technology (CIT'06)
  • 2006

A highperformance fully reconfigurable FPGA-based 2D convolution processor

  • S. Perria, M. Lanuzzaa, P. Corsonellob, G. Cocorulloa
  • Microprocessors and Microsystems, Vo. 29
  • 2005
VIEW 1 EXCERPT

Reconfigurable FPGAS for real time image processing in space

VIEW 1 EXCERPT