AUDIT: Stress Testing the Automatic Way

@article{Kim2012AUDITST,
  title={AUDIT: Stress Testing the Automatic Way},
  author={Youngtaek Kim and Lizy Kurian John and Sanjay Pant and Srilatha Manne and Michael J. Schulte and William Lloyd Bircher and Madhu Saravana Sibi Govindan},
  journal={2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
  year={2012},
  pages={212-223}
}
Sudden variations in current (large di/dt) can lead to significant power supply voltage droops and timing errors in modern microprocessors. Several papers discuss the complexity involved with developing test programs, also known as stress marks, to stress the system. Authors of these papers produced tools and methodologies to generate stress marks automatically using techniques such as integer linear programming or genetic algorithms. However, nearly all of the previous work took place in the… CONTINUE READING
Highly Cited
This paper has 36 citations. REVIEW CITATIONS
27 Extracted Citations
10 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.
Showing 1-10 of 27 extracted citations

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 10 references

CMOS process variations: a critical operation point hypothesis

  • J. Patel
  • Online Presentation, 2008.
  • 2008
Highly Influential
3 Excerpts

Similar Papers

Loading similar papers…