ASP: a cost-effective parallel microcomputer

@article{Lea1988ASPAC,
  title={ASP: a cost-effective parallel microcomputer},
  author={R. Mike Lea},
  journal={IEEE Micro},
  year={1988},
  volume={8},
  pages={10-29}
}
  • R. Lea
  • Published 1 September 1988
  • Computer Science
  • IEEE Micro
The author presents ASP architecture, which offers cost-effective support of a wide range of numerical and nonnumerical computing applications, using state-of-the-art microelectronic technology to achieve processor packing densities that are more usually associated with memory components, ASP is designed to benefit from the inevitable VLSI-to-ULSI-to-WSI (very large, ultra large, and wafer-scale integration) technological trend, with a fully integrated, simply scalable, and defect/fault… 

Figures and Tables from this paper

ASP: a parallel computing technology

  • R. Lea
  • Computer Science
    Other Conferences
  • 1990
Two specific ASP modules based on VLSI and WSI technologies are studied as case examples of ASP technology and it is demonstrated how ASP modules can satisfy the market algorithmic architectural and engineering requirements of such MPPs.

ASP modules: cost-effective building-blocks for real-time DSP systems

  • R. Lea
  • Computer Science
    J. VLSI Signal Process.
  • 1989
The architecture, software, and implementation of ASP modules are discussed, and the paper indicates that the potential of a peak performance of 1 TOPS could be achieved with only 10 ASP modules, within less than a cubic-foot, dissipating 1 KW, and for less than $1M.

WASP: a wafer-scale massively parallel processor

  • R. Lea
  • Computer Science
    1990 Proceedings. International Conference on Wafer Scale Integration
  • 1990
A WSI associative string processor (WASP) in CMOS fault-tolerant WSI MPP architecture which satisfies both the architectural and engineering requirements outlined and, thereby, offers a step-function improvement in cost-effectiveness compared with first-generation MPPs.

A 3D HDI ASP: a cost-effective alternative to WSI signal processors

The study indicates that, until the feasibility of WSI ASP technology has been proven, a 3-D HDI ASP seems to offer a cost-effective alternative technology for the development of highly compact massively parallel processors for aerospace and automotive applications.

Performance of the ASP on the DARPA architecture benchmark

  • A. KrikelisR. Lea
  • Computer Science
    Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation
  • 1988
The authors briefly describe the ASP architecture and its implementation and report the results of an evaluation of its applicability to image-processing tasks, using the Defense Advanced Research Projects Agency image-understanding benchmark as a benchmark.

Advanced computer architectures

In the preceding chapters the principles of computer design have almost exclusively followed the von Neumann model, but parallel processing has had almost as long a history of development owing to the primary requirement for computing power in defence applications where cost is a secondary factor.

WASP: A WSI Associative String Processor

  • R. Lea
  • Computer Science, Engineering
    [1989] Proceedings International Conference on Wafer Scale Integration
  • 1989
The paper discusses second-generation MPP design targets and describes ASP modules for real-time signal and data processing applications and the architecture, operation, and implementation of the WASP device and reports on the progress of its development.

ASP modules: building-blocks for application-specific massively parallel processors

  • R. Lea
  • Engineering
    [1990] Proceedings of the International Conference on Application Specific Array Processors
  • 1990
A case example indicates that 1 TOPS/ft/sup 3/, 1 GOPS/W, and 1 MOPS/$ can be reasonably forecast figures-of-merit for the cost effectiveness of second-generation MPPs built with WSI ASP modules.

Using Emulations to Enhance the Performance of Parallel Architectures

The potential of techniques and results from the theory of network emulations to enhance the performance of a parallel architecture and the creation of the word-parallel instruction sets-on arrays of any regular network topology is illustrated.

Progress and status of the WASP3 WSI massively parallel processor

  • I. Jalowiecki
  • Computer Science
    Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)
  • 1994
The latest status on the WASP3 processor is described, which is an implementation of an ASP processor array, comprising a large monolithic device laminated with an MCM-D High Density Interconnect (HDI) substrate to provide signal and power connectivity.
...

References

SHOWING 1-6 OF 6 REFERENCES

The ASP, a fault tolerant VLSI/ULSI/WSI associative string processor for cost-effective systolic processing

  • R. Lea
  • Computer Science
    [1988] Proceedings. International Conference on Systolic Arrays
  • 1988
The author discusses the Associative String Processor (ASP), a homogeneous, reconfigurable, and programmable parallel processing computational architecture that provides the base technology for the

VLSI and WSI associative string processors for structured data processing

A novel fine-grain parallel-processing microelectronic architecture that provides particularly flexible support and manipulation of abstract data structures over a wide range of information processing tasks is proposed as a cost-effective building-block for fifth-generation computer systems.

SCAPE: a single-chip array processing element for signal and image processing

The SCAPE chip is a practical implementation of a VLSI associative string processor; integrating a string of 256 identical processing elements, each comprising 37 bits of content-addressable memory,

A 256-element associative parallel processor

  • I. JalowiechiR. Lea
  • Computer Science
    1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
  • 1987
A 145K transistor, 2μm CMOS parallel processor capable of executing 262-million 8b additions/s and used to perform a 3×3 8b convolution in 95μs for image processing applications will be detailed.

The connection machine

The Connection Machine describes a fundamentally different kind of computer that Daniel Hillis and others are now developing to perform tasks that no conventional, sequential machine can solve in a reasonable time.