ASIC by design: automated design of digital signal processing application-specific integrated circuits

@article{Bouldin2004ASICBD,
  title={ASIC by design: automated design of digital signal processing application-specific integrated circuits},
  author={D. Bouldin and W. Snapp and P. Haug and D. Sunderland and R. Brees and C. Sechen and W. Dai},
  journal={IEEE Circuits and Devices Magazine},
  year={2004},
  volume={20},
  pages={17-21}
}
Comparing the optimized results to the baseline, we are achieving typically 10-20/spl times/ improvement in PDA. This allows gap closure to approach the optimization of a full custom design process while preserving the automation and design efficiency of ASIC design. Additionally, the reuse of each macro saves two to three staff-months, and each optimization script saves one to two staff-months. Hence, we achieve an overall reduction in design time even though it takes extra time to run these… Expand

Tables from this paper

HARDWARE REALIZATION OF DIGITAL WAVES USING ORTHOGONAL FUNCTIONS
Different kinds of functions are required for today’s Electronics and Communication applications with very precise characteristics like frequency, phase, magnitude and waveform etc. A technique forExpand
Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers
TLDR
Results for various ternary benchmark functions indicate that the proposed algorithm results in circuits that have, on an average 79%, and up to 99% fewer transistors when compared with the most recent 3:1 multiplexer-based algorithm available in the literature. Expand

References

SHOWING 1-10 OF 19 REFERENCES
Cramming More Components Onto Integrated Circuits
  • G. Moore
  • Computer Science, Engineering
  • Proceedings of the IEEE
  • 1998
The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.Expand
Optimized power-delay curve generation for standard cell ICs
TLDR
The results indicate that very few combinational functions need to be in a cell library, at most 11.5%, and that the specified VDD for a process technology should only be used for the absolute fastest implementations of a circuit. Expand
Device technologies for RF front-end circuits in next-generation wireless communications
TLDR
The general performance requirement of key components for RF transceivers for next-generation wireless communications is reviewed and state-of-the-art high-speed transistor technologies are presented to assess the capabilities and limitations of each technology in the arena of high data rate wireless communications. Expand
Extending the road beyond CMOS
The accelerating pace of CMOS scaling is rapidly approaching the fundamental limits of MOSFET performance, even as the projected size of a high-performance and manufacturable MOSFET technology isExpand
Mixed-signal performance of sub-100nm fully-depleted SOI devices with metal gate, high K (HfO/sub 2/) dielectric and elevated source/drain extensions
We report for the first time, the digital and analog performance of sub-100nm Fully-Depleted Silicon-On-Insulator (SOI) n and p-MOSFETs using TaSiN gate and HfO/sub 2/ dielectric with elevatedExpand
Application of output prediction logic to differential CMOS
  • S. Kio, L. McMurchie, C. Sechen
  • Mathematics
  • Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems
  • 2001
We apply the output prediction logic (OPL) technique to the differential CMOS logic family. Including the effects of process, voltage and temperature (PVT) variations, we show that OPL differentialExpand
Microwave power heterojunction bipolar transistors fabricated with thermal shunt and bathtub
  • C. Bozada, D. Barlage, +7 authors J. Komiak
  • Materials Science
  • GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995
  • 1995
Heterojunction bipolar transistor devices and circuits were fabricated using thermal shunt and bathtub thermal management techniques. Broadband cascode MMICs exhibited 10-14 dB gain at an outputExpand
A Mixed-Signal Design Roadmap
TLDR
The article presents a roadmap for the 2001 International Technology Roadmap for Semiconductors that uses performance figures of merit derived from basic circuits critical to mixed-signal design performance to establish the device parameters necessary for design progress. Expand
Sige, Gaas, and Inp Heterojunction Bipolar Transistors
Material Properties and Technologies. DC Performance. RF and Transient Performance. HBT Modeling. Heterojunction Device Simulation. Breakdown and Thermal Instability. Reliability. RF and DigitalExpand
...
1
2
...