ASIC Accelerator in 28 nm for the Post-Quantum Digital Signature Scheme XMSS

@article{Mohan2020ASICAI,
  title={ASIC Accelerator in 28 nm for the Post-Quantum Digital Signature Scheme XMSS},
  author={Prashanth Mohan and Wen Wang and Bernhard Jungk and Ruben Niederhagen and Jakub Szefer and Ken Mai},
  journal={2020 IEEE 38th International Conference on Computer Design (ICCD)},
  year={2020},
  pages={656-662}
}
  • P. Mohan, Wen Wang, +3 authors K. Mai
  • Published 1 October 2020
  • Computer Science
  • 2020 IEEE 38th International Conference on Computer Design (ICCD)
This paper presents the first 28 nm ASIC implementation of an accelerator for the post-quantum digital signature scheme XMSS. In particular, this paper presents an architecture for a novel, pipelined XMSS Leaf accelerator for accelerating the most compute-intensive step in the XMSS algorithm. This paper then presents the ASIC designs for both an existing non-pipelined accelerator architecture and the novel, pipelined XMSS Leaf accelerator. In addition, the performance of the 28 nm ASIC is… Expand

Figures and Tables from this paper

References

SHOWING 1-9 OF 9 REFERENCES
XMSS and Embedded Systems - XMSS Hardware Accelerators for RISC-V
TLDR
The integration of the XMSS accelerators into an embedded RISC-V processor shows that it is possible to use hash-based post-quantum signatures for a large variety of embedded applications. Expand
Implementing the NewHope-Simple Key Exchange on Low-Cost FPGAs
TLDR
This work provides the up to the authors' knowledge first field-programmable gate array (FPGA) implementation of NewHope-Simple that is a slight modification of New hope proposed by the authors themselves in 2016, basically NewHope with different error correction mechanism. Expand
FPGA-based Niederreiter Cryptosystem using Binary Goppa Codes
This paper presents an FPGA implementation of the Niederreiter cryptosystem using binary Goppa codes, including modules for encryption, decryption, and key generation. We improve over previousExpand
Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols
TLDR
Sapphire is presented – a lattice cryptography processor with configurable parameters that can be programmed with custom instructions for polynomial arithmetic and sampling, and coupled with a low-power RISC-V micro-processor to demonstrate NIST Round 2 lattice-based CCA-secure key encapsulation and signature protocols Frodo, NewHope, qTESLA, CRYSTALS-Kyber and CRYstALS-Dilithium. Expand
2.3 An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things
TLDR
This work presents a lattice cryptography processor with configurable parameters, which enables up to two orders of magnitude energy savings and 124K-gate reduction in system area through architectural optimizations. Expand
XMSS: eXtended Merkle Signature Scheme
TLDR
This note describes the eXtended Merkle Signature Scheme (XMSS), a hash-based digital signature system that is suitable for compact implementations, relatively simple to implement, and naturally resists side-channel attacks. Expand
W-OTS+ - Shorter Signatures for Hash-Based Signature Schemes
TLDR
It is proved that W-OTS+ is strongly unforgeable under chosen message attacks in the standard model, and an improvement in signature size directly carries over to all recent hash-based signature schemes. Expand
Post-Quantum Cryptography Standardization
This paper gives an overview of the different types of quantum-resistant algorithms for public key encryption and signature schemes, using the examples from the NIST’s post-quantum cryptographyExpand
A Certified Digital Signature
TLDR
A practical digital signature system based on a conventionalryption function which is as secure as the conventional encryption function is described, without the several years delay required for certification of an untested system. Expand