ALL Digital Phase-Locked Loop ( ADPLL ) : A Survey

@inproceedings{LataALLDP,
  title={ALL Digital Phase-Locked Loop ( ADPLL ) : A Survey},
  author={Kusum Lata and Manoj Kumar}
}
basic details of an ADPLL. It provides brief summary of the basic ADPLL principle applicable to control systems and digital communication. It also reports components of ADPLL and comparison among them. 

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-4 of 4 extracted citations

Development and implementation of digital Phase Locked Loop on Xilinx FPGA

2016 XXV International Scientific Conference Electronics (ET) • 2016
View 8 Excerpts
Highly Influenced

Challenges in serial protocols Verification on an emulation environment (SATA as an example)

2016 11th International Design & Test Symposium (IDT) • 2016
View 1 Excerpt

Digitally controlled oscillator with variable capacitive loading

2016 International Conference on Communication and Signal Processing (ICCSP) • 2016

References

Publications referenced by this paper.
Showing 1-10 of 19 references

An Efficient All-Digital Phase-Locked Loop with Input Fault Detection

2011 International Conference on Information Science and Applications • 2011

Design of an all - Digital PLL core on FPGA An all digital phase - locked loop system with high performance on wideband frequency tracking

R. C. Chauhan
IEEE Trans . on Circuit and Systems • 2009

Research and Application of All Digital Phase-Locked Loop

2009 Second International Conference on Intelligent Networks and Intelligent Systems • 2009

An All-Digital Phase-Locked Loop with High-Resolution for SoC Applications

2006 International Symposium on VLSI Design, Automation and Test • 2006

An all digital phase-locked loop based on double edge triggered flip-flop

2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings • 2006

All-digital PLL and transmitter for mobile phones

IEEE Journal of Solid-State Circuits • 2005

All - Digital PhaseDomain TX Frequency Synthesizer for Bluetooth Radios in 0 . 13 um CMOS

R. B. Staszewski
ISSCC Digest Technical Papers • 2004

Similar Papers

Loading similar papers…