AEGIS-Based Efficient Solution for Secure Reconfiguration of FPGAs

@article{Abdellatif2016AEGISBasedES,
  title={AEGIS-Based Efficient Solution for Secure Reconfiguration of FPGAs},
  author={Karim M. Abdellatif and Roselyne Chotin-Avot and Habib Mehrez},
  journal={Proceedings of the Third Workshop on Cryptography and Security in Computing Systems},
  year={2016}
}
The reconfiguration of FPGAs includes downloading the bit-stream file which contains the new design on the FPGA. The option to reconfigure FPGAs dynamically opens up the threat of stealing the Intellectual Property (IP) of the design. Since the configuration is usually stored in external memory, this can be easily tapped and read out by an eaves-dropper. This work presents a low cost solution in order to secure the reconfiguration of FPGAs. The proposed solution is based on an efficient-compact… 
2 Citations

Figures and Tables from this paper

Comparative Study of Authenticated Encryption Targeting Lightweight IoT Applications
TLDR
This new system can help operators of the power grid detect when device settings have been tampered, and help identified the context of a command.

References

SHOWING 1-10 OF 20 REFERENCES
Authenticated encryption on FPGAs from the static part to the reconfigurable part
Efficient and side-channel resistant authenticated encryption of FPGA bitstreams
TLDR
This work proposes a new solution for authenticated encryption (AE) tailored for FPGA bitstream protection based on the recent proposal presented at DIAC'12: the AES-based authenticated encryption scheme ALE, which is at least twice more resource-efficient than the best AE modes of operation instantiated with AES.
Dynamically configurable security for SRAM FPGA bitstreams
TLDR
A solution to improve the security of SRAM FPGAs through bitstream encryption that doesn't need any external battery to store the secret key and opens a new way of application partitioning according to the security policy.
Authentication of FPGA Bitstreams: Why and How
TLDR
This paper motivates the need for adding authentication to the configuration process by providing application examples where this functionality is useful and suggesting a practical one in consideration of the FPGA's configuration environment constraints.
FPGA Viruses
TLDR
It is shown that programmable logic devices unfortunately open another avenue for malicious users to implement the hardware analogue of a denial-of-service attacks.
From the bitstream to the netlist
TLDR
This work aims to raise awareness about security issues for users of FPGAs and makes custom compilation and low-level tinkering with bitstreams - à la JBits - possible.
Leaked-State-Forgery Attack against the Authenticated Encryption Algorithm ALE
TLDR
The leaked-state-forgery attack LSFA is proposed, which shows that the authentication security of ALE is only 97-bit, and the results may be further improved to around 93-bit if the whitening key layer is removed.
The LOCAL attack: Cryptanalysis of the authenticated encryption scheme ALE
TLDR
This work shows how to produce a forged ciphertext, tag pair for the scheme ALE with data and time complexity of $$2^{102}$$ ALE encryptions of short messages and the same number of authentication attempts using only a single authenticated 48-byte message.
Authenticated Encryption in Hardware
  • PhD thesis, George Mason University
  • 2005
...
...