Corpus ID: 31334829

ADVANCED TIMING AND SYNCHRONIZATION METHODOLOGIES FOR DIGITAL VLSI INTEGRATED CIRCUITS

@inproceedings{Taskin2005ADVANCEDTA,
  title={ADVANCED TIMING AND SYNCHRONIZATION METHODOLOGIES FOR DIGITAL VLSI INTEGRATED CIRCUITS},
  author={Baris Taskin},
  year={2005}
}
This dissertation addresses timing and synchronization methodologies that are critical to the design, analysis and optimization of high-performance, integrated digital VLSI systems. As process sizes shrink and design complexities increase, achieving timing closure for digital VLSI circuits becomes a significant bottleneck in the integrated circuit design flow. Circuit designers are motivated to investigate and employ alternative methods to satisfy the timing and physical design performance… Expand
1 Citations
Process Variation-Aware Timing Optimization with Load Balance of Multiple Paths in Dynamic and Mixed-Static-Dynamic CMOS Logic
TLDR
The objective is to design an advanced timing optimization algorithm to meet timing constraints as early in the design cycle as possible, and shows the importance of advanced timing optimized algorithms for lower levels of abstraction. Expand

References

SHOWING 1-10 OF 91 REFERENCES
Linearization of The Timing Analysis and Optimization of Level-Sensitive Circuits
This thesis describes a linear programming (LP) formulation applicable to the static timing analysis of large scale synchronous circuits with level-sensitive latches. The automatic timing analysisExpand
Performance optimization of single-phase level-sensitive circuits using time borrowing and non-zero clock skew
TLDR
The modified big M (MBM) method is introduced and applied to the linearization of the non-linear timing constraints of level-sensitive circuits into a solvable set of fully linear constraints. Expand
Time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits
  • B. Taskin, I. Kourtev
  • Computer Science
  • 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
  • 2004
TLDR
Previous single-phase clock signal analysis is expanded to include multiphase clock signal synchronization to address the effects of time borrowing and clock skew scheduling on level-sensitive synchronous circuits. Expand
Advanced timing of level-sensitive sequential circuits
  • B. Taskin, I. Kourtev
  • Computer Science
  • Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.
  • 2004
TLDR
The paper addresses the advanced timing analysis of multiphase level-sensitive synchronous circuits under clock skew scheduling and the modified big M method of Taskin and Kourtev is used to linearize the formulation of the clock period minimization problem. Expand
Skew-tolerant domino circuits
  • D. Harris, M. Horowitz
  • Engineering
  • 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers
  • 1997
As cycle time of chips shrinks and die size grows, clock skew measured as a fraction of the cycle time is increasing. Traditional domino circuits shown are especially sensitive because skew must beExpand
Circuit design issues for the POWER4 chip
  • J. Warnock
  • Engineering
  • 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672)
  • 2003
POWER4 is a next-generation system-on-a-chip design, incorporating two microprocessor cores, 1.44 MB L2 memory, and L3 directory and memory controller, all on one die.[1-3] It contains over 170Expand
CMOS Digital Integrated Cir-cuits: Analysis and Design
TLDR
Through rigorous analysis of CMOS circuits in this text, students will be able to learn the fundamentals ofCMOS VLSI design, which is the driving force behind the development of advanced computer hardware. Expand
Performance improvement of edge-triggered sequential circuits
  • B. Taskin, I. Kourtev
  • Computer Science
  • Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.
  • 2004
TLDR
A circuit modification technique consisting of delay insertion into logic paths in order to improve the minimum possible clock period is proposed. Expand
On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches
  • M. Dagenais, N. Rumin
  • Mathematics, Computer Science
  • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
  • 1989
TLDR
An algorithm has been developed for the automatic determination of the optimal clock waveforms for synchronous circuits containing level-sensitive latches, and yields an upper bound on the shortest valid clock period at each iteration. Expand
Optimal retiming of level-clocked circuits using symmetric clock schedules
TLDR
The retiming techniques developed by Leiserson, Rose, and Saxe for edge-clocking circuits are extended to a general class of multi-phase, level-clocked circuits controlled using symmetric clock schedules. Expand
...
1
2
3
4
5
...