ACCORD: Automatic Catching and CORrection of Logic Design Errors in Combinatorial Circuits

  title={ACCORD: Automatic Catching and CORrection of Logic Design Errors in Combinatorial Circuits},
  author={Pi-Yu Chung and Ibrahim N. Hajj},
Thas paper descrabes a n approach i o iletectzng a i i d correctang desagn errors an conibanatzonal g n i e l e w l czrcuat descraptaon an the process of verafyaiig a d e sagn an t e r m s of ats func tzonal speczficataon A coinplete set o f Sangle-LogacDesagn-ErrorjSLDE) models are suggested and a n e w classtjicaizori b y carrecinbilii y as gaven. A determznastzc algoraihni zs pioposed t o C O T rect these errors. O u r algorzthna as robiisf zii i h e se i i se t ha t af a n erroneous czrcuzt… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.
11 Citations
11 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 11 extracted citations


Publications referenced by this paper.
Showing 1-10 of 11 references

An algorithm for locating logic design errors

  • H.-H. Jiang RI. Tomita, T. Yamamoto
  • 1990

Re - design and automatic error correction of combinational circuits , ”

  • T. Kakuda M. Fujita, Y. Matsunaga
  • Logic and Architecture Synthe
  • 1990


  • S. Murogii, Y. Kambayashi, H. C. Lai, N J.
  • “The transduction method-design of logic networks…
  • 1989


  • M. S. Abadir, J . Ferguson, E T.
  • “Logic design verification via test generation…
  • 1988

Graph-based dgorithms for boolean function manipulation,

  • R. E. Bryant
  • IEEE Ti-am. Computers, vol. C-35,
  • 1986
1 Excerpt

Similar Papers

Loading similar papers…