A yield improvement technique for IC layout using local design rules

@article{Allan1992AYI,
  title={A yield improvement technique for IC layout using local design rules},
  author={Gerard A. Allan and Anthony J. Walton and Robert J. Holwill},
  journal={IEEE Trans. on CAD of Integrated Circuits and Systems},
  year={1992},
  volume={11},
  pages={1355-1362}
}
The concept of local design rules is introduced. These are integrated circuit (IC) layout rules that define the optimum feature size and spacing in relation to the surrounding geometry and are used to increase the yield of ICs. The impact of these rules on the performance and reliability of ICs is discussed. Algorithms that enable the automatic application of track displacement, track width, and contact size local design rules to IC layout are presented. Simulation results are provided for some… CONTINUE READING

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 27 CITATIONS

Redundant wire insertion for yield improvement

  • ACM Great Lakes Symposium on VLSI
  • 2009
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Lithography-Aware Analog Layout Retargeting

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2016
VIEW 2 EXCERPTS
CITES BACKGROUND

Mixed-signal VLSI layout design automation tool for transition region generation

  • 2010 International Conference on Computer Applications and Industrial Electronics
  • 2010
VIEW 1 EXCERPT
CITES BACKGROUND

Timing-constrained yield-driven redundant via insertion

  • APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
  • 2008
VIEW 1 EXCERPT
CITES METHODS

Yield Analysis and Optimization

  • Handbook of Algorithms for Physical Design Automation
  • 2008
VIEW 1 EXCERPT
CITES BACKGROUND

Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization

  • 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)
  • 2007
VIEW 1 EXCERPT
CITES METHODS

Timing-constrained redundant via insertion for yield optimization

  • 2007 IEEE Northeast Workshop on Circuits and Systems
  • 2007
VIEW 1 EXCERPT
CITES METHODS