A wideband low-spur 0.18-µm CMOS phase-locked loop with bandwidth calibration
Yi-Jan Emery Chen
I. J. Circuit Theory and Applications
Abstract & Figures
Sorry, we couldn't extract an abstract for this paper.
Figures and Tables
Sorry, we couldn't extract any figures or tables for this paper.
Sorry, we couldn't extract any citations for this paper.
Sorry, we couldn't extract any references for this paper.
Loading similar papers…
Slides referencing similar topics
CycleSim: A Phase-Locked Loop Simulator
Norman James • Mar 07, 2015
Advanced digital phase-locked loops
Salvatore Levantino • Feb 18, 2017
Oscillators , Phase Locked Loops Tuesday , March
Snorre Aunet • Oct 11, 2017