A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits

Abstract

This study presents new low-power multiple-valued logic (MVL) circuits for nanoelectronics. These carbon nanotube field effect transistor (FET) (CNTFET)-based MVL circuits are designed based on the unique characteristics of the CNTFET device such as the capability of setting the desired threshold voltages by adopting correct diameters for the nanotubes as well as the same carrier mobility for the Pand N-type devices. These characteristics make CNTFETs very suitable for designing high-performance multiple-Vth circuits. The proposed MVL circuits are designed based on the conventional CMOS architecture and by utilising inherently binary gates. Moreover, each of the proposed CNTFET-based ternary circuits includes all the possible types of ternary logic, that is, negative, positive and standard, in one structure. The method proposed in this study is a universal technique for designing MVL logic circuits with any arbitrary number of logic levels, without static power dissipation. The results of the simulations, conducted using Synopsys HSPICE with 32 nm-CNTFET technology, demonstrate improvements in terms of power consumption, energy efficiency, robustness and specifically static power dissipation with respect to the other state-of-the-art ternary and quaternary circuits.

DOI: 10.1049/iet-cdt.2013.0023

Extracted Key Phrases

15 Figures and Tables

Cite this paper

@article{Moaiyeri2013AUM, title={A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits}, author={Mohammad Hossein Moaiyeri and Reza Faghih Mirzaee and Akbar Doostaregan and Keivan Navi and Omid Hashemipour}, journal={IET Computers & Digital Techniques}, year={2013}, volume={7}, pages={167-181} }