A three-port adiabatic register file suitable for embedded applications

@inproceedings{Avery1998ATA,
  title={A three-port adiabatic register file suitable for embedded applications},
  author={Stephan Avery and Marwan A. Jabri},
  booktitle={ISLPED},
  year={1998}
}
Adiabatic logic promises extremely low power consumption for those applications where slower clock rates are acceptable. However, there have been very few adiabatic memory designs, and any circuit of even moderate complexity requires some form of RAM. This paper presents a register file implemented entirely with adiabatic logic, and fabricated using a 1.2 µm CMOS technology. Comparison with a conventional CMOS logic implementation, using both measured and simulated results, indicates… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-6 of 6 extracted citations

Constant-load energy recovery memory for efficient high-speed operation

Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758) • 2004

Fixed-load energy recovery memory for low power

IEEE Computer Society Annual Symposium on VLSI • 2004
View 1 Excerpt

References

Publications referenced by this paper.

A 1.3-ns 32-word × 32-bit three-port BiCMOS register file

C.-C. Chao, B. A. Wooley
IEEE J. Solid-State Circuits, vol. 31, no. 6, pp. 758–766, 1996. • 1996
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…