A symmetrical side wall (SSW)-DSA cell for a 64 Mbit flash memory
@article{Kodama1991ASS, title={A symmetrical side wall (SSW)-DSA cell for a 64 Mbit flash memory}, author={N. Kodama and K.-i. Oyama and Hiroki Shirai and K. Saitoh and Takeshi Okazawa and Yasuaki Hokari}, journal={International Electron Devices Meeting 1991 [Technical Digest]}, year={1991}, pages={303-306} }
A 0.4- mu m stacked gate cell for a 64-Mb flash memory has been developed which has the symmetrical side wall diffusion self-aligned (SSW-DSA) structure. Using the proposed SSW-DSA cell with p/sup +/ pockets at both the drain and the source, an adequate punchthrough resistance to scale the gate length down to sub-half-micron has been obtained. It is also demonstrated that the uniform erasing scheme applying negative bias to the gate which is adopted for the SSW-DSA cell shows lower trapped…
Tables from this paper
7 Citations
A 5-V-only 16-Mb flash memory with sector erase mode
- Computer Science
- 1992
An optimized memory cell with diffusion self-aligned drain structure and channel erase are keys to achieving 5-V-only operation and by adopting this erase method and row decoders to apply negative bias, 512-word sector erase can be realized.
A novel erasing technology for 3.3 V flash memory with 64 Mb capacity and beyond
- Business1992 International Technical Digest on Electron Devices Meeting
- 1992
A novel erasing scheme has been developed to suppress the distribution of the erased cell threshold voltage (erased-V). The new 2-step erasing scheme consists of two steps of the cell gate bias…
Effect of substrate bias on the performance and reliability of the split-gate source-side injected flash memory
- EngineeringIEEE Electron Device Letters
- 1999
The effects of the substrate bias on the characteristics of split-gate EEPROM/Flash memory cells have been investigated. It is experimentally demonstrated that applying negative substrate bias (NSB)…
A novel programming technique for highly scalable and disturbance immune flash EEPROM
- Engineering
- 2001
EEPROM flash memory cell and method for forming an EEPROM flash memory cell
- Physics
- 1994
EEPROM-Flash-Speicherzelle, aufweisend folgende Merkmale: einer Source (35) und einem Drain (36), die in einer ersten Richtung angeordnet sind; eine potentialmasig schwebende Gate-Elektrode (33; 50),…
The outlook of flash EPROM technology
- Art1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers
- 1993
The author gives a brief review of flash technologies and discusses the three dominant flash technologies. The challenge of technology scaling is discussed. Flash technology development is an…
EEPROM-Flash-Speicherzelle und Verfahren zum Bilden einer EEPROM-Flash-Speicherzelle
- Physics
- 1994
EEPROM-Flash-Speicherzelle,
aufweisend folgende Merkmale: einer Source (35) und einem Drain
(36), die in einer ersten Richtung angeordnet sind; eine potentialmasig schwebende
Gate-Elektrode (33; 50),…
References
SHOWING 1-3 OF 3 REFERENCES
Degradation of tunnel-oxide floating-gate EEPROM devices and the correlation with high field-current-induced degradation of thin gate oxides
- Engineering
- 1989
In the past it has been assumed that the behavior of MOS transistors and thin-oxide floating-gate memory cells during high field stress can be predicted using experimental results obtained on…
A 3.42 /spl mu/m/sup 2/ Flash Memory Cell Technology Conformable to a Sector Erase
- Biology1991 Symposium on VLSI Technology
- 1991
A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase Technologies
- Materials Science1991 Symposium on VLSI Technology
- 1991