A sub 100ns 32K EEPROM
1982 IEEE International Solid-State Circuits…
A 32K floating-gate EEPROM, having a typical access time of 90ns, latched inputs, erasure by word, subpage, page or bulk, as well as bulk 'O' programming, will be described.
View on IEEE
5 Figures & Tables
Sorry, we couldn't extract any citations for this paper.
Sorry, we couldn't extract any references for this paper.
Loading similar papers…
Presentations referencing similar topics
EEPROM Address Registers EEARH, EEARL EEPROM Data Register EEDR EEPROM Control Register EECR
Oct 21, 2017
Eeprom Technology Cmos Process Variations Eeprom Fabrication Technology Eeprom Technology Outline Introduction Tunneling Gate Oxide Eeprom Programming Reading Test Specification/results Fowler-nordheim Tunneling Process Variation Tunnel Oxide Recipe Test Chip Layout Step-by-step Process Eeprom Technology Eeprom Technology Tunneling Gate Oxide Eeprom
Lynn Fuller • Feb 01, 2016
Customization by using EEPROM for boot
Mar 21, 2015