A sub 100ns 256K DRAM in CMOS III technology

Abstract

A sub 100ns 256Kb CMOS DRAM with 25μW standby power, 25MHz ripple mode and static column mode data rate will be reported. Channel length is 1μm and the SER is below 0.1%/1KHr. 

Topics

3 Figures and Tables

Slides referencing similar topics