A speed oriented fully automatic layout program for random logic VLSI devices

@inproceedings{Feller1978ASO,
  title={A speed oriented fully automatic layout program for random logic VLSI devices},
  author={A. Feller and Richard Noto},
  booktitle={AFIPS National Computer Conference},
  year={1978}
}
  • A. Feller, R. Noto
  • Published in
    AFIPS National Computer…
    30 December 1899
  • Computer Science
This paper describes a low cost, quick turnaround capability for generating high performance, random logic LSI and VLSI devices using the Standard Cell approach. This standard cell approach, described below, utilizes a fully automatic layout capability that automatically maximizes the speed of logic paths identified by the user as critical. In spite of the sophistication and size of the automatic layout program, the system can be run on Midicomputer based systems as well as time shared Main… 

Figures and Tables from this paper

Techniques for area estimation of VLSI layouts

The standard cell design style is investigated, and two probabilistic models are presented that estimate the wiring space requirements in the routing channels between the cell rows and the number of feedthroughs that must be inserted in thecell rows to interconnect cells placed several rows apart.

APSS: An Automatic PLA Synthesis System

An integrated, fully automatic software capability that combines Boolean logic translation, Boolean minimization, PLA folding, PLA topology generation, and automatic PLA subchip interfacing to the

Automated Layout in ASHLAR: An Approach to the Problems of "General Cell" Layout for VLSI

  • J. Hassett
  • Engineering
    19th Design Automation Conference
  • 1982
The automated layout facilities of the ASHLAR program, currently under development at the Defense Systems Division of Sperry Univac, are described and some results of a prototype implementation are presented.

PLEST: A Program for Area Estimation of VLSI Integrated Circuits

PLEST, a program for estimating the area of standard cell layouts as part of the more general ARREST area estimator embedded in the ADAM system, is described, based on a probabilistic model for placement of logic.

Cost calculation for incremental hardware synthesis

The problem addressed in this repon is the incremental estimation of layout area for logic circuits, where estimates are to be used during the automated synthesis of hardware structures based on a probabilistic estimation scheme.

A Hierarchy-Driven Amalgamation of Standard and Macro Cells

  • E. ReingoldK. Supowit
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 1984
A new methodology for the automatic layout of integrated circuits is presented. The methodology, based on a hierarchical description of the circuit, is a hybrid between standard cell and fully

The Evolution of Design Automation to Meet the Challanges of VLSI

The author's opinion of the major problems confronting Design Automation for VLSI and howdesign Automation may evolve to meet these challenges are presented and possible achievable solutions are discussed.

The Benefits of External Wires in Single Row Routing

A mixed mode placement algorithm for combined design of macro blocks and standard cells

A hierarchical automatic placement algorithm for mixed mode placement problems is presented, which is a combination of standard cells and macro blocks and obtains satisfactory results.