A simple metric for slew rate of RC circuits based on two circuit moments

@article{Agarwal2004ASM,
  title={A simple metric for slew rate of RC circuits based on two circuit moments},
  author={Kanak Agarwal and Dennis Sylvester and David Blaauw},
  journal={IEEE Trans. on CAD of Integrated Circuits and Systems},
  year={2004},
  volume={23},
  pages={1346-1354}
}
In this paper, we introduce a simple metric for the slew rate of an RC circuit based on the first two circuit moments. Metrics focusing on 50% delay of RC circuits have been proposed recently that greatly improve the accuracy of the traditional Elmore delay model. However, these new models have not been applied to the determination of transition time or slew rates (e.g., 10-90% of V/sub dd/). We study how well existing approaches to 50% delay modeling translate to slew-rate modeling. We first… CONTINUE READING

Results and Topics from this paper.

Key Quantitative Results

  • We study how well existing approaches to 50% delay modeling translate to slew-rate modeling.

Citations

Publications citing this paper.
SHOWING 1-10 OF 13 CITATIONS

High-performance gate sizing with a signoff timer

  • 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2013
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Learning-based approximation of interconnect delay and slew in signoff timing tools

  • 2013 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)
  • 2013
VIEW 8 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Timing- / Power-Optimization for Digital Logic Based on Standard Cells

  • 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)
  • 2007
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

A fast symbolic computation approach to statistical analysis of mesh networks with multiple sources

  • 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2010
VIEW 3 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2013
VIEW 1 EXCERPT
CITES METHODS

Clock tree optimization for Electromagnetic Compatibility (EMC)

  • 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)
  • 2011
VIEW 1 EXCERPT
CITES BACKGROUND

Symbolic techniques for statistical timing analysis of RCL mesh networks with resistor loops

  • Proceedings of the 2009 12th International Symposium on Integrated Circuits
  • 2009
VIEW 2 EXCERPTS
CITES METHODS

Clock tree synthesis with data-path sensitivity matching

  • 2008 Asia and South Pacific Design Automation Conference
  • 2008
VIEW 1 EXCERPT
CITES METHODS