A self-aligned 1-µm CMOS technology for VLSI

  title={A self-aligned 1-\&\#181;m CMOS technology for VLSI},
  author={G. J. Hu and Y. Taur and R. Dennard and L. Terman and C. Y. Ting},
  journal={1983 International Electron Devices Meeting},
2 Citations

Figures from this paper

An isolated vertical n-p-n transistor in an n-well CMOS process
Isolated vertical n-p-n transistors were fabricated by a modified 5-/spl mu/m n-well CMOS process. The modification included a decrease in the p/SUP +/ source and drain implant dose and an increaseExpand
Analysis of the holding current in CMOS latch-up
The holding current in CMOS latch-up with or without well and/or substrate bias has been examined. Measurements indicate that the holding current increases significantly with reverse bias and lowExpand