A scalable test strategy for network-on-chip routers

Abstract

Network-on-Chip has recently emerged as an alternative communication architecture for complex system chip and different aspects regarding NoC design have been studied in the literature. However, the test of the NoC itself for manufacturing faults has been marginally tackled. This paper proposes a scalable test strategy for the routers in a NoC, based on partial scan and on an IEEE 1500-compliant test wrapper. The proposed test strategy takes advantage of the regular design of the NoC to reduce both test area overhead and test time. Experimental results show that a good tradeoff of area overhead, fault coverage, test data volume, and test time is achieved by the proposed technique. Furthermore, the method can be applied for large NoC sizes and it does not depend on the network routing and control algorithms, which makes the method suitable to test a large class of network models.

DOI: 10.1109/TEST.2005.1584020

Extracted Key Phrases

10 Figures and Tables

01020'06'07'08'09'10'11'12'13'14'15'16'17
Citations per Year

124 Citations

Semantic Scholar estimates that this publication has 124 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@inproceedings{Amory2005AST, title={A scalable test strategy for network-on-chip routers}, author={Alexandre M. Amory and Eduardo Wenzel Bri{\~a}o and {\'E}rika F. Cota and Marcelo Lubaszewski and Fernando Gehm Moraes}, booktitle={ITC}, year={2005} }