A scalable register file architecture for superscalar processors