A redundancy circuit for a fault-tolerant 256K MOS RAM

A multiple word/bit line redundancy technique introduced into a fault-tolerant 256K MOS RAM is described. The address of the defective lines are stored in spare decoders and defective lines are replaced by redundant lines. New electrically programmable elements are used in these spare decoders. Yield improvement as a result of the implementation of the… CONTINUE READING